Convolutional Neural Networks (CNNs) are powerful and highly ubiquitous tools for extracting features from large datasets for applications such as computer vision and natural language processing. However, a convolution is a computationally expensive operation in digital electronics. In contrast, neuromorphic photonic systems, which have experienced a recent surge of interest over the last few years, propose higher bandwidth and energy efficiencies for neural network training and inference. Neuromorphic photonics exploits the advantages of optical electronics, including the ease of analog processing, and busing multiple signals on a single waveguide at the speed of light. Here, we propose a Digital Electronic and Analog Photonic (DEAP) CNN hardware architecture that has potential to be 2.8 to 14 times faster while using almost 25% less energy than current state-of-the-art graphical processing units (GPUs).
bottlenecks is computing the matrix multiplication required for forward propagation. In fact, over 80% of the total processing time is spent on the convolution [1] . Therefore, techniques that improve the efficiency of even forward-only propagation are in high demand and researched extensively [2] , [3] .
In this work, we present a complete digital electronic and analog photonic (DEAP) architecture capable of performing highly efficient CNNs for image recognition. The competitive MNIST handwriting dataset [4] is used as a benchmark test for our DEAP CNN. At first, we train a standard two-layer CNN offline, after which network parameters are uploaded to the DEAP CNN. Our scope is limited to the forward propagation, but includes power and speed analyses of our proposed architecture.
Due to their speed and energy efficiency, photonic neural networks have been widely investigated from different approaches that can be grouped into three categories: (1) reservoir computing [5] [6] [7] [8] ; reconfigurable architectures based on (2) ringresonators [9] [10] [11] [12] , and (3) Mach-Zehnder interferometers [13] , [14] . Reservoir computing in the discrete photonic domain successfully implement neural networks for fast information processing, however the predefined random weights of their hidden layers cannot be modified [8] .
An alternative approach uses silicon photonics to design fully programmable neural networks [15] , using a so-called broadcast-and-weight protocol [10] [11] [12] . This scheme is based on wavelength-division multiplexing (WDM) and is capable of implementing reconfigurable, recurrent and feedforward neural network models, using a bank of tunable silicon microring resonators (MRRs) that recreate on-chip synaptic weights. Therefore, such a protocol allows it to emulate physical neurons. Mach-Zehnder interferometers (MZIs) have been also used to model synaptic-like connections of physical neurons [14] . Fully reconfigurable photonic architectures based on MZI arrays are introduced in the work of Bagherian et al. [16] . This architecture uses constructive or destructive interference effects in MZIs to implement a matrix-vector operation on photonic signals. This approach is limited to using a single wavelength of light, and being all-optical, the architecture must grapple with both amplitude and phase, with challenges of phase noise accumulation from one nonlinear stage to another.
The advantage of the broadcast-and-weight approach over the coherent approach is that it has already demonstrated fan-in, inhibition, time-resolved processing, and autaptic cascadability [12] . The DEAP-CNN architecture is therefore designed using banks of tunable MRRs. The DEAP-CNN design is compatible with mainstream silicon photonic device platforms. Consequently, this approach leverages the advances in silicon photonics that have recently progressed to the level of sophistication required for large-scale integration. Furthermore, this proposed architecture allows the implementation of multi-layer networks to implement the deep learning framework.
Inspired by the work of Mehrabian et al. [17] , which lays out a potential architecture for photonic CNNs, our design goes a step further by considering specific details about a complete physical implementation, as well as an example of how an algorithm for tasks such as MNIST can be mapped to photonics. In particular, our approach exploits the use of multi-dimensional kernels and inputs, and the summation of multi-channel inputs that leads us to implement on-chip general photonic convolutions. Furthermore, we break the limitations on weights being between −1 and +1 by introducing transimpedance amplifiers (TIAs), which is a unique feature of our proposed DEAP-accelerator, and has not been considered in related recent works [18] .
This work is divided in five sections: Following this introduction, in Section (II), we describe convolutions as used in the field of signal processing. Then, we introduce silicon photonic devices to perform convolutions in photonics. Section (III) introduces a hardware inspired algorithm to perform such full photonic convolutions. In Section (IV), we utilize our previously described architecture to build a two-layer DEAP CNN for MNIST handwritten digit recognition. Finally, in Section (V), we show an energy-speed benchmark test, where we compare the performance of DEAP with the empirical dataset DeepBench [19] . Note, we have made the high level simulator and mapping tool written in Python for the DEAP architecture publicly available [20] .
II. CONVOLUTIONS AND PHOTONICS

A. Convolutions Background
A convolution of two discrete domain functions f and g is defined by: In digital image processing, a similar process is followed. The convolution of an image A with a kernel F produces a convolved image O. An image is represented as a matrix of numbers with dimensionality H × W , where H and W are the height and width of the image, respectively. Each element of a matrix represents the intensity of a pixel at that particular spatial location. A kernel is a matrix of real numbers with dimensionality R × R. The value of a particular convolved pixel is defined by: Using matrix slicing notation, Eq. (2) can be represented as a dot product of two vectorized matrices:
A convolution reduces the dimensionality of the input image to (H − R + 1) × (W − R + 1), so a padding of zero values is normally applied around the edges of the input image to counteract this. A schematic illustration of a convolution in digital image processing is shown at the top of Fig. 1 .
When convolutions are used to perform parallel matrix multiplications in neural networks such as CNNs, a convolution operation is defined as: [jS,jS+R] k∈ [1,D] 
where the input A has dimensionality H × W × D, kernel F has dimensionality R × R × D and D refers to the number of channels within the input image. The additional parameter S is referred to as the "stride" of the convolution. This convolution is similar to Eq. (3), except that the outputs from each channel are summed together in the end, and that the stride parameter is always equal to 1 in image processing. The dimensionality of the output feature is:
where K is the number of different kernels applied to an image, and · is the ceiling function. Table I contains a summary of all the convolutional parameters described so far. One of the challenges with convolutions is that they are computationally intensive operations, taking up 86% to 94% of execution time for CNNs [1] . For heavy workloads, convolutions are typically run on graphical processing units (GPUs), as they are able to perform many mathematical operations in parallel. A GPU is a specialized hardware unit that is capable of performing a single mathematical operation on large amounts of data at once. This parallelization allow GPUs to compute matrix-matrix multiplication at speeds much higher than a CPU [21] . The convolution operation can be generalized into a single matrix-matrix multiplication [22] . This is shown at the bottom of Fig. 1 , where the kernel F is transformed into a vector F with dimensionality KDR 2 × 1, and the image is transformed into a matrix A of dimensionality KDR 2 ×
where in this particular case K = 1, S = 1 and H = W .
B. Silicon Photonics Background
An emerging alternative to GPU computing is optical computing using silicon photonics for ultrafast information processing. Silicon photonics is a technology that allows for the implementation of photonic circuits by using the existing complementary-metal-oxide-semiconductor (CMOS) platform for electronics [23] . In recent years, the silicon photonic based "broadcast-and-weight" architecture has been shown to perform multiply-accumulate operations at frequencies up to five times faster than conventional electronics [24] . The broadcast-andweight protocol employs a bank of tunable silicon MRRs that recreate on-chip synaptic weights. Therefore, the five times speed improvement of the broadcast-and-weight architecture is enabled by the modulation/switching speed of a silicon microring modulator. The state-of-the-art tuning speed of silicon microring is at 10-40 GHz due to the plasma dispersion effect [25] , which is the effect that the change of free carriers density in semiconductors results in the change of both real and imaginary parts of the refractive index. On the other hand, the electronic processors have their clock rate limit at around 4-5 GHz as they reach the thermal dissipation limit. Therefore, there is a motivation to explore how photonics could be used to perform convolutions, and how it compares to GPU-based implementations.
MRRs are the building block of our approach and are used to map input and kernel values to photonics. A MRR is a circular waveguide that is coupled with either one or two waveguides. Such silicon waveguides can be manufactured to have a width of 500 nm while having a thickness of 220 nm. These waveguides have a bend radius of 5 μm and can support transverse-electric (TE) and transverse-magnetic (TM) polarized wavelengths between 1.5 μm and 1.6 μm [23] . The single waveguide configuration is called an all-pass MRR as shown in Fig. 2(a) .
The light from the waveguide is transferred into the ring via a directional coupler and then recombined. The effective index of refraction between the waveguide and the MRR and the circumference of the MRR cause the recombined wave to have a phase shift, thereby interfering with the intensity of the original light. The transfer function of the intensity of the light coming out at the through port with the light going into the input port of the all-pass resonator is described by:
The parameter r is the self-coupling coefficient, and a defines the propagation loss from the ring and the directional coupler. The phase φ depends on the wavelength λ of the light and radius d of the MRR [26] :
where n ef f is the effective index of refraction between the ring and waveguide. The value of n ef f can be modified to indirectly change the resonance peak. Such tuning is usually made by applying a current across embedded silicon in-ring photoconductive heater [27] . This process heats the ring, yielding a shift of the resonance peak. Fig. 2(b) shows an example of such tuning: the orange curve represents the Lorentzian line shape described by Eq. (6), centered in the initial phase of the ring resonator, indicating that the MRR is in resonance with the incoming light. The blue triangle curve shows how such phase can be modified by heating the MRR.
The phase for an all-pass resonator corresponding to a particular intensity modulation value can be computed by using Eq. (6): resulting in a modulated intensity equal to A i :
where E 0 is the amplitude of the electric field. An alternative double waveguide configuration is called the add-drop MRR. The transfer function of the through port light intensity with respect to the input light is:
and the transfer function of the drop port light intensity with respect to the input light is:
In the case where the coupling losses are negligible, a ≈ 1, the relationship between the add-drop through and drop transfer functions is T p = 1 − T d . In addition, if we connect the through and drop ports into a balanced photodiode and a TIA as in Fig. 3 (a), we get an effective transfer function of g(T d − T p ) where g is the gain of the TIA. Therefore, we get a modulation of:
At the output of the balanced photodiode, the transfer function of T d − T p is shown by the blue triangle curve in Fig. 3 (b). The orange circle and green curves are the Lorentzian line shapes centered in the initial phase where MRR is in resonance with the incoming light, described by Eq. (11) and Eq. (10), respectively. Fig. 3 (c) and (d) are centered in a modified phase (φ + 0.2), according to a specific value of the current A i . As we aim to demonstrate how to represent any positive and negative kernel values in analog photonics, we at first incorporate a balanced-PD at the output of the add-drop MRR. Next, we add a TIA and show an example of how values can be amplified by a factor of two using a TIA at the output of the photodiodes. This architecture can therefore be used to map any kernel value to photonics. In panels (c) and (d), the blue curves show such positive and negative kernel values from the drop and the through outputs, respectively. The orange triangle curves show the TIA transfer function g(T d − T p ), where g amplifies T d − T p by a factor of two.
C. Dot Products With Photonics
The fundamental operation of a convolution is the dot product of two vectorized matrices. Therefore, one needs to understand how to compute a vector dot product using photonics before proposing an architecture capable of performing convolutions.
A wavelength-multiplexed signal consists of k electromagnetic waves, each with angular frequency ω i , i = 1, . . . , k.
If it is assumed that each wave has an amplitude of E 0 , a power enveloping function μ i whose modulation frequency is significantly smaller than ω i , then the slowly varying envelope approximation and a short-time Fourier transform can be used to derive an expression for the multiplexed signal in the frequency domain:
where δ(ω − ω i ) is the Dirac delta function and μ i ≥ 0, since power envelopes are not negative. If the enveloping function is prevented from amplifying the electric field, μ i can further be restricted to the domain 0 ≤ μ i ≤ 1. Next, we introduce tunable linear filters H + (ω) and H − (ω) such that when they interact with multiple fields, the following weighted signals are created:
Assuming that the two signals are fed into a balanced photodiode (balanced PD) with spectral response R(ω), the induced photocurrent is described by:
Assuming that R(ω) is roughly constant in the area of spectral interest, one can set
The through and drop ports of a MRR can be used to implement the linear filters H + and H − such that |H + | 2 = T d and |H − | 2 = T p . Knowing that T p = 1 − T d with minimal losses, Fig. 4 . An electro-optic architecture that performs dot products. A i (i = 1, . . . , k) are input elements encoded in intensities, multiplexed by a WDM and linked to the weight banks via a silicon waveguide. F i are filter values that modulate the MRRs in the photonic weight bank. Drop and through output ports are connected to a balanced PD, where the matrix multiplication is performed, followed by an amplifier TIA.
we can set a particular weight using:
where the phase, φ i can obtained by using Eq. (10) and Eq. (11) to get:
we can see that F * i can be between −1 and +1. Since T d is a filter that only represents values between 0 and 1. In order to perform a dot product with a weight vector w whose components are not limited to the range −1 to +1, a gain g T IA can be applied to the photocurrent such that:
if:
then,
assuming that each φ i corresponds to a weighting of w * i . This electronic gain can be performed using a TIA, which can be manufactured in a standard CMOS process [28] and packaged or integrated with the photonic chip [23] . A diagram of the electro-optic architecture described in this section is presented in Fig. 4 . From now on, this amalgamation of electronic and optical components is referred as a photonic weight bank (PWB). PWBs similar to the one in Fig. 4 have been successfully implemented in the past [11] , [29] , [30] .
We can represent negative inputs between −1 and +1 by modifying the power enveloping function to μ i = 1 2 (x i + 1). If the same set of derivations is followed, we can modify Eq. (21) to be:
The second term in this sum is a predictable bias current term that can be subtracted before fed into the TIA. This is a disadvantage of supporting negative inputs, as additional optical or electronic control circuitry would need to be designed. Another trade-off is a loss in precision due to a larger range of inputs needing to be represented, analogous to the loss in precision with signed integers for classical computing.
III. PERFORMING CONVOLUTIONS USING PHOTONICS
In this section we introduce a photonic architecture capable of performing convolutions for CNNs. This new architecture is called DEAP. For a maximum number of input channels D m and a maximum kernel edge length R m as bounding parameters for DEAP, we represent the range of convolutional parameters that a particular implementation of DEAP can support. If a convolutional parameter described in Table I does not have a complementary bounding parameter, it means that the DEAP architecture can support for arbitrary values of said convolutional parameter.
A. Producing a Single Convolved Pixel
First, we consider an architecture that can produce one convolved pixel at a time. To handle convolutions for kernels with dimensionality up to R m × R m × D m , we will require R 2 m lasers with unique wavelengths since a particular convolved pixel can be represented as the dot product of two 1 × R 2 m vectors. To represent the values of each pixel, we require D m R 2 m modulators (one per kernel value) where each modulator keeps the intensity of the corresponding carrier wave proportional to the normalized input pixel value. The R 2 m lasers are multiplexed together using WDM, which is then split into D m separate lines. On every line, there are R 2 m all-pass MRRs, resulting in D m R 2 m MRRs in total. Each WDM line will modulate the signals corresponding to a subset of R 2 m pixels on channel k, meaning that the modulated wavelengths on a particular line correspond to the pixel inputs
The D m WDM lines will then be fed into an array of D m PWBs. Each PWB will contain R 2 m MRRs with the weights corresponding to the kernel values at a particular channel. An optimized MRR design could support 108 WDM channels. This value depends on both the finesse of the resonator and the channel spacing in linewidth-normalized units [31] . The finesse of our MRRs was estimated to be 368, and the minimum channel spacing is 3.41 linewidths. Therefore R 2 m = 108. For example, the PWB on line k should contain the vectorized weights for the kernel (F m,n,k ) m∈ [ . Finally, the signals from the weight banks need to be added together. This can be achieved using a passive voltage adder. The output from this adder will therefore be the value of a single convolved pixel. Fig. 5 shows a complete picture of what such an architecture would look like. 
. . , D and h = 1, . . . , R 2 . Considering the boundary parameters, we set D = D m and R = R m . Likewise, the filter values F m,n,k are represented as are represented as F l,h under the same conditions. We use an array of R 2 lasers with different wavelengths λ h to feed the MRRs. The input and kernel values, A l,h and F l,h modulate the MRRs via electrical currents proportional to those values. Then, the photonic weight banks will perform the dot products on these modulated signals in parallel. Finally, the voltage adder with resistance R adds all signals from the weight banks, resulting in the convolved feature.
To perform a convolution with a kernel edge length less than R m , one can set (F m,n,k ) m∈[R+1,R m ] n∈[R+1,R m ] to zero. Similarly, if the dimensionality of the kernel is less than D m , then the modulators (A m,n,k ) m∈ [1,H] n∈ [1,W ] should also be set to zero, with k ∈ [D + 1, D m ] in this case.
B. Performing a Full Convolution
In the previous section, we have discussed how DEAP can produce a single convolved pixel. In order to perform a convolution of arbitrary size, one would need to stride along the input image and readjust the modulation array. Since the same kernel is applied across the set of inputs, the weight banks do not need to be modified until a new kernel is applied. Fig. 6 (a) demonstrates this process on an input with S = 1. To handle S ≥ 1, the inputs being passed in to DEAP should also be strode accordingly. In this approach, the inputs should have been zero padded before being passed into DEAP. In pseudocode, performing a convolution with K filters can be implemented as shown in Algorithm 1.
The DEAP architecture also allows for parallelization by treating the photonic architecture proposed in the previous section as a single output "convolutional unit". However, by creating n conv instances of these convolutional units, you could produce n conv pixels per cycle by passing in the next set of inputs per unit. This is demonstrated in Fig. 6(b) for n conv = 2. The computation of output pixels can be distributed across each convolutional unit, resulting in a runtime complexity of O( KHW S 2 n conv ).
IV. PHOTONIC CONVOLUTIONAL NEURAL NETWORKS
In this section, we show how DEAP can be used to run a CNN. CNNs are a type of neural network that were developed [32] , see Fig. 7(a) . As introduced previously, convolutions perform a highly efficient and parallel matrix multiplication using kernels [3] . Furthermore, since kernels are typically smaller than the input images, the feature extraction operation allows efficient edge detection, therefore reducing the amount of memory required to store those features.
CNNs are networks suitable to be implemented in photonic hardware since they demand fewer resources to do matrix Fig. 7 . Block diagrams that describe: (a) A typical CNN, which contains convolutions, activation functions, pooling, and fully connected layers. In this case we exemplify such diagram using MNIST-based recognition task that predicts the number 5; and (b) the DEAP architecture. In the computer (PC) the input image, kernel weights, and convolved features are stored. Also, the commands to implement the activation function off-chip are stored in the PC. The input image, kernel weights, and convolved features are transferred to the chip via DACs from the SDRAM. Then, the convolution is performed on-chip. Finally the output is digitalized via an ADC and stored in a SDRAM connected to the computer. multiplication and memory usage. The linear operation performed by convolutions allows single feature extraction per kernel. Hence, many kernels are required to extract as many features as possible. For this reason, kernels are usually applied in blocks, allowing the network to extract many different features all at once and in parallel.
In feed-forward networks, it is typical to use a rectified linear unit (ReLU) activation function [33] . Since ReLUs are linear piecewise functions that model an overall nonlinearity, they allow CNNs to be easily optimized during training. The pooling layer introduces a stage where a set of neighbor pixels are encompassed in a single operation. Typically, such operation consists in the application of a function that determines the maximum value among neighboring values. An average operation can be implemented likewise. Both approaches describe max and average pools, respectively. This statistical operation allows for a direct down-sampling of the image, since the dimensions of the object are reduced by a factor of two. From this step, we aim to make our network invariant and robust to small translations of the detected features.
The triplet, convolution-activation-pooling, is usually repeated several times for different kernels, keeping invariant the pooling and activation functions. Once all possible features are detected, the addition of a fully connected layer is required for the classification stage. This layer prepares and shows the solutions of the task.
CNNs are trained by changing the values of the kernels, analogous to how feed-forward neural networks are trained by changing the weighted connections [34] . The estimated kernel and weight values are required in the testing stage. In this work, this stage is performed by our on-chip DEAP CNN. Fig. 7(b) shows a high-level overview of the proposed testing on-chip architecture. Here, the testing input values stored in the PC modulate the intensities of a group of lasers with identical powers but unique wavelengths. These modulated inputs would be sent into an array of photonic weight banks, which would then perform the convolution for each channel. The kernels obtained in the training step are used to modulate these weight banks. Finally, the outputs of the weight banks would be summed using a voltage adder, which produces the convolved feature. This simulator works using the transfer function of the MRRs, through port and drop port summing equations at the balanced PDs, and the TIA gain term to simulate a convolution. The simulator assumes that MRRs transfer functions design is based on the averaged transfer function behavior validated experimentally in prior work [30] . The control accuracy of the MRRs is 6-bits as that has been empirically observed [35] . The MRR self-coupling coefficient is equal to the loss, r = a = 0.99 [36] in Eq. (6), Eq. (10) and Eq. (11) .
The interfacing of optical components with electronics would be facilitated by the use of digital-to-analog converters (DACs) and analog-to-digital converters (ADCs). The storage of output and retrieving of inputs would be achieved by using memories GDDR SDRAM. The SDRAM is connected to a computer, where the information is already in a digital representation. Then, the implementation of the ReLU nonlinearity and the reuse of the convolved feature to perform the next convolution can be performed. The idea is to use the same architecture to implement the triplet convolution-activation-pooling on hardware.
In this work, we trained the CNN to perform image recognition on the MNIST dataset. The training stage uses the ADAM optimizer and back-propagation algorithm to compute the gradient function [3] . The optimized parameters to solve MNIST can be categorized in two groups: (i) two 5 × 5 × 8 different kernels and (ii) two fully connected layers of dimensions 800 × 1 and 10 × 1; and their respective bias terms. These kernels are then defined by eight 5 × 5 different filters. In the following we use our DEAP CNN simulator to recognize new input images, obtained from a set of 500 images, which are intended to be used for the test step. The process of feature extraction performed by the DEAP CNN is illustrated in Fig. 8(a) . As it can be seen in the illustration, a 28 × 28 input image from the test dataset is filtered by a first 5 × 5 × 8 kernel, using stride one. The output of this process is a 24 × 24 × 8 convolved feature, with a ReLU activation function already applied. Following the same process, the second group of filters is applied to the convolved feature to generate the second output, i.e. a 20 × 20 × 8 convolved feature.
After the second ReLU is applied to the output, average pooling is utilized for invariance and down-sampling of the convolved features. The average pooling is implemented by a 2 × 2 kernel whose elements are all 1/4. However, the stride one was kept; therefore the pooled feature has dimensionality 19 × 19 × 8. The down-sampling is implemented offline: from the 19 × 19 × 8 output, a simple algorithm extracts the elements that have even indexes. The result of this process is a 10 × 10 × 8 pooled output. Finally, the first fully connected layer is fed through by the flattened version of the pooled object. The resultant vector feeds the last fully connected layer, where the result of the MNIST classification appears.
The results of the MNIST task solved by our simulated DEAP CNN is shown by Fig. 8(b) . For a test set of 500 images, we obtained an overall accuracy of 97.6%. This result was found to be 1% better respect to on-chip Mach-Zehnder interferometers based CNNs [16] . The DEAP-CNN performance was also compared to the results obtained using a standard two-layers CNN. The standard deep network is a 32-bit floating point based CNN that has similar structure to our DEAP-CNN, i.e. two convolutional layers, two ReLU activation functions, one pooling layer and two fully connected layers. This network achieves an overall accuracy of 98.6%. Therefore, we can conclude that our simulator is sufficiently robust despite the 6-bits of precision considered in the DEAP-CNN simulation. In fact, it has been demonstrated that MNIST can be solved using low precision CNNs. For instance, 8-bit floating point based CNNs can solve MNIST with around 97% of accuracy [37] , as well as other more complex image and speech classification tasks such as CIFAR10 and BN50-DNN [38] .
Noise accumulation can become prominent as analog networks scale in size. Our simulator only incorporates the transfer functions of the individual components and does not simulate noise from analog components; however, our simulator does simulate distortion. Recent work by Ferreira de Lima et al. [39] studies the O/E/O links in modulator-class photonic neurons, examining the sources of noise, how it propagates, and how it can be suppressed. It finds that the nonlinear transfer function of the modulator can suppress the noise generated by the analog stages in the optoelectronic hardware. This theoretical model could be incorporated in our simulator enabling hardware-constrained learning.
To understand the behavior of our simulator in the presence of distortions, we estimate the overall accuracy of the network when the simulator precision is changed. Fig. 9 shows the impact of the bits number in the simulator on the network's capabilities to recognize new input data. This analysis reveals that out 6-bits DEAP-CNN can admit bit-like distortions of 2-bits without performance flaws. In general, performance for DEAP-CNNs designed with equal or less than 4-bits is significantly diminished. Hence, the challenges brought in by bit fluctuations could be surpassed by our proposed 6-bits architecture.
V. ENERGY AND SPEED ANALYSES
In the following, we perform an energy-speed benchmark test, where we compare the performance of DEAP with actual GPU runtimes from DeepBench benchmarks.
A. Energy and Speed Estimation
The energy used by a single DEAP convolutional unit depends on the R and D parameters. As introduced above in Sec. 3.A, the 108-wavelength limitation for MRRs constrains the maximum R to be 10, as each multiplexed waveguide will store R 2 signals. The number of MRRs used in the modulator array is equal to R 2 D, meaning that only certain D and R 2 values are allowed for a finite number of MRRs. Assuming that a maximum of 1024 MRRs can be manufactured in the modulator array, a convolutional unit can support a large kernel size with a limited number of channels, R = 10, D = 12, or a small kernel size with a large number of channels, R = 3, D = 113. We will consider both edge cases to get a range of energy consumption values. For the smaller convolution size, we will have R 2 lasers, R 2 MRRs and DACs in the modulator array, R 2 D MRRs and D TIAs in the weight bank array and one ADC to convert back into digital signal. With 100 mW per laser, 19.5 mW per MRR, 26 mW per DAC, 17 mW per TIA [40] and 76 mW per ADC, we get an energy usage of 112 W for the large kernel size and 95 W for the smaller kernel size. Therefore, we estimate a single convolution unit to use around 100 W when 1024 modulators are used to represent inputs.
The time it takes for light to propagate from the WDM to before the balanced PDs is estimated by the following equation: DEAP   TABLE III  BENCHMARKED GPUS WITH POWER CONSUMPTION where c is the speed of light, n is the index of refraction of the waveguide, 2πr MRR is the circumference of the MRR, and k is the number of MRRs. Assuming 100 MRRs with a radius of radius of 10 μm [11] , [41] and a silicon index of refraction of 3.4, the PWB gets a propagation time of around 71 ps and a throughput of 1/t prop = 14 GS/s. The balance PD and the TIA have a throughput of 25 GS/s [40] and 10 GS/s [42] , respectively. The DACs [43] and ADCs [44] both operate at 5 GS/s and support 7-bits. The GDDR6 SDRAM operates at 16 GS/s with a 256-bit bus size [45] . In addition, an individual MRR can be modulated at speeds of 128 GS/s [41] . Consequently, the speed of the system is limited by the throughput of the DACs/ADCs, resulting in DEAP producing a single convolved pixel at 5 GS/s or t = 200 ps.
B. DEAP Performance
In order to benchmark the speed of DEAP, we use Deep-Bench [19] as a base for the analysis. DeepBench is an empirical dataset that contains how long various types of GPUs took to perform a convolution for a given set of convolutional parameters. Table II contains the parameters used for each of these benchmarks, and Table III contains the power consumption.
The speeds of various GPUs were directly taken from Ref. [19] , while the speed of the convolution was estimated using the following equation:
In some of the benchmarks, the kernels edge lengths were not equal, hence the parameters R w and R h which correspond to the width and height of the kernels. For each of the selected benchmarks, the parameters R 2 D ≤ 1024, meaning that the convolutional network is compatible with DEAP implementations.
The estimated DEAP runtimes using one and two convolutional units were plotted against actual DeepBench runtimes in Fig. 10 . From this, we can see that using two convolutional units performs slightly better than all the GPU benchmarks. While mean GPUs power consumption is 295 W, DEAP with a single convolutional unit sues about 110 W. Therefore, DEAP can perform convolutions between 1.4 and 7.0 × faster than the mean GPU runtime while using 63% less energy. Using two convolutional units doubles the speed of DEAP, meaning that DEAP can be between 2.8 and 14 × faster than a conventional GPU while using almost 25% less energy. DEAP with a single unit performing at a speed somewhat similar to the GPUs is expected.
VI. CONCLUSION
We have proposed a photonic network, DEAP, suited for convolutional neural networks. DEAP was estimated to perform convolutions between 2.8 and 14× faster than a GPU while roughly using 25% less energy. A linear increase in processing speeds corresponds to a linear increase in energy consumption, allowing for DEAP to be as scalable as electronics.
High-level software simulations have shown that DEAP is theoretically capable of performing a convolution. We demonstrate that DEAP-CNN engine, which was limited to only storing 64 values between −1 and +1, is capable of solving MNIST handwritten recognition task with an overall accuracy of 97.6%. The largest bottlenecks is the I/O interfacing with digital systems via DACs and ADCs. If photonic DACs [50] and ADCs [51] are to be built with higher bit-precisions, the speedup over GPUs could be even higher. If higher bit precision photonic DACs and ADCs are able to be built, replacing the electronic components with optical ones can significantly decrease the runtime.
In order to realize a physical implementation, there are a number of issues that still need to be solved. Packaging a silicon photonic with an electronic chip with high I/O count is a challenging RF engineering task, but it is a central thrust in the roadmap for silicon photonic foundries [23] . There also needs to be control circuitry that routes the outputs of the SDRAM into the relevant DACs and from the ADCs into the SDRAM. Since we assume that the control circuitry can operate significantly faster than a memory access, we believe it will have a negligible impact on the overall throughput. Another issue is that DEAP processes data in the analog domain, whereas GPUs perform floating point arithmetic. Though floating-point arithmetic does have some degree of error due to rounding in the mantissa, their errors are deterministic and predictable. On the other hand, the errors from photonics are due to stochastic shot, spectral, Johnson-Nyquist and flicker noises, as well as quantization noise in the ADC, and distortion from the RF signals applied to the modulators. However, artificially adding random noise to CNNs have been shown to reduce over-fitting [52] , meaning that some degree of stochastic behaviour is tolerable in the domain of machine learning problems.
Finally, MRRs have only been shown to have up to 6-bits of precision, which is significantly smaller than the range precision supported by even half-precision (16-bit) floating point representations. In conclusion, photonics has the potential to perform convolutions at speeds faster than top-of-the-line GPUs while having a lower energy consumption. Moving forward, the greatest challenges to overcome have to do with increasing the precision of photonic components so that they are comparable to classical floating-point representations. Overall, silicon photonics has the potential to outperform conventional electronic hardware for convolutions while having the ability to scale up in the future.
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